【暑期实习】静态随机存储器设计工程师

基本要求

工作职责

1. Develop SRAM/ROM compilers and customized macros.

2. Develop SRAM/ROM characterization flow and deliver design kits.

3. Develop Memory compiler tiling code.

任职要求

1. Candidate must have a MS degree or above in Electrical or Computer Engineering

2. Knowledge on transistor level circuit design and layout design.

3. Experience in spice simulation or fast spice simulation.

4. Familiarity with Verilog and Synopsys .lib.

5. Ability in scripting language, such as Perl/Python/shell/tcl

【暑期实习】芯片物理设计工程师

基本要求

工作职责

1. Physical implementation of advanced technology chips.

2. Design methodology development and innovation for advanced technology challenges.

3. Be responsible for 22/16/12/10/7/5nm chip implementation for customer’s projects or internal system test chips.

4. Be responsible for advanced node PPA benchmark, and solution development.

5. EDA tool new features enablement.

6. Customer onsite/offsite supports will be required on demand.

任职要求

1. MS or above in EE, CS related fields. Experience in APR, physical verification, chip implementation, or CAD development is plus.

2. New graduate or 3+ years working experience in chip physical implementation.

3. Familiar with Synopsys/Cadence APR tools/flows.

4. Familiar with TCL/Perl/Python programming.

5. Experience with TSMC advanced technology is plus.

6. Proven record in production tape-outs is plus.

【暑期实习】芯片前端设计工程师

基本要求

工作职责

1. RTL synthesis, SDC/UPF verification, low power design implementation for advanced technology chips.

2. Design flow/methodology development and innovation for front-end design challenges.

3. Be responsible for RTL verification, synthesis, low power design, and STA/timing closure works for customer’s projects and internal system test chips.

任职要求

1. MS or above in EE, CS related fields. Experience in Digital IC design flow (from Synthesis, DFT, MBIST, Formality, STA), RTL design, RTL verification is plus.

2. New graduate or 3+ years working experience.

3. Familiar with EE CAD tool such as Design compiler, DFT complier, MBIST, n-Lint, Verdi, Verilog tools/flows.

4. Familiar with tcl/Perl/Python program.

【暑期实习】数字电路设计工程师

基本要求

工作职责

1. Develop advanced standard cell and GPIO libraries on advanced process technologies (6nm, 7nm, 12/16nm, 22/28nm, etc.)

2. Take challenging tasks from circuit design to SOC design to achieve world-class PPA performance (high-performance, low-power, and area-effective)

任职要求

1. Good knowledge of circuits design. Experience in digital circuit or analog design is preferred.

2. Experience in Cadence/Synopsys/Mentor EDA tools and Linux/Unix environment is preferred

3. CAD and script capability such as Python/Perl/Shell is preferred.

4. Solid understanding of device scaling challenges and circuit-process technology interactions applicable for advanced FinFET nodes is a plus.

5. Experience in reliability (EM, high-temperature aging effects, etc.) is a plus

6. Self-motivated and hard work.